Project

General

Profile

Wiki DLP4100 » History » Version 14

Frédéric Blanc, 2017-04-25 10:44

1 2 Frédéric Blanc
p=. *Wiki DLP4100*
2
 
3
h1. Overview 
4
 
5
The DLP® Discovery™ 4100 (D4100) is the latest in a series of spatial light modulation development kits from Texas 
6
Instruments.  Users of the D4100 Starter Kit have the ability to manipulate visible, ultraviolet and near-infrared light 
7
with extremely high performance and high resolution. 
8
 The D4100 offers developers a flexible platform to design products to fit most any application using the proven 
9
reliability of DLP technology. 
10
11 1 Frédéric Blanc
!D4100_Starter_Kit_Block_Diagram.PNG!
12 3 Frédéric Blanc
Fig 1: System Overview 
13 1 Frédéric Blanc
14 7 Frédéric Blanc
|_.New version 2017|_.Actual|_.Name|
15 6 Frédéric Blanc
|DLPC410|DDC4100 (FPGA X5VLX30)|Digital Controller for Discovery 4100 chipset|
16
|DLPR410|XCF16|PROM for Discovery 4100 chipset|
17
|DLPA200|DAD2000|DMD Micromirror Driver|
18
19 2 Frédéric Blanc
h2. Configuration Jumpers 
20 1 Frédéric Blanc
21 2 Frédéric Blanc
!D4100_Controller_Configuration_Jumpers.PNG!
22 12 Frédéric Blanc
Fig 2: D4100 Controller Configuration Jumpers and LED
23 2 Frédéric Blanc
24 12 Frédéric Blanc
*LED1 - USB status*
25 14 Frédéric Blanc
CY7C68013A_128
26 12 Frédéric Blanc
*LED2 - APPSFPGA status*
27 1 Frédéric Blanc
28 12 Frédéric Blanc
|_.LED|_.Status|
29
|RED|BAD|
30
|GREEN|OK|
31 1 Frédéric Blanc
32 12 Frédéric Blanc
*LED3 - DDC4000 status*
33 1 Frédéric Blanc
34 12 Frédéric Blanc
|_.LED|_.Status|
35
|RED|BAD|
36
|GREEN|OK|
37
38
*LED9..12 - LED status*
39
LED9 - DDC_LED0 Status LED for the DDC4000
40 13 Frédéric Blanc
The LED0 signal is typically connected
41
to an LED to show that the DLPC410
42
is operating normally.
43
The signal is 1 Hz with 50% duty cycle,
44
otherwise known as the heartbeat
45 12 Frédéric Blanc
LED10 - DDC_LED1 Status LED for the DDC4000
46 13 Frédéric Blanc
The LED1 signal is typically connected to an LED
47
indicator to show the status of system initialization
48
and the status of the clock circuits. The LED1 signal
49
is asserted only when system initialization is 
50
complete and clock circuits are initialized. Logically,
51
these signals are ANDed together to show an indication
52
of the health of the system. If the Phase Locked 
53
Loop (PLL) connected to the data clock and the DMD
54
clock are functioning correctly after system
55
initialization, the LED will be illuminated
56 12 Frédéric Blanc
LED11 - VLED0 This logic is to be defined by the APPSFPGA application. Drive low to turn on the led. Drive high to
57
turn off the led.
58
LED12 - VLED1 This logic is to be defined by the APPSFPGA application. Drive low to turn on the led. Drive high to
59
turn off the led.
60
61 2 Frédéric Blanc
*J2 – EXP Voltage Select*
62
63 8 Frédéric Blanc
*J4 – Used to select the revision of firmware loaded from the PROM to the APPSFPGA.*
64 2 Frédéric Blanc
65
|_.Jumper Position|_.Revision Version|
66
|open|0|
67
|close|1|
68
69
*J5 – Shared USB signal disabled*
70
71
|_.Jumper Position|_.USB Signals|
72
|0-1|Disconnected from FPGA |
73
|1-2|Connected to FPGA|
74
|2-3|Automatically connect USB signals 
75
     to FPGA when USB is connected to 
76
     host PC |
77
 
78
*J7 – USB EEPROM Programming Header* 
79
80
Used to temporally disconnect the USB EEPROM fromthe device so the device can load its internal 
81
boot loader rather than any code in the EEPROM. Install J8 for Cypress internal boot loader. 
82
 
83
*J10 – DAD2000 B Output Enable*
84
85
Used to enable the outputs for DAD2000 B. This needs to be enabled only if using the 1080p DMD, 
86
otherwise this can be disabled. 
87
88
|_.Jumper Position|_.DAD2000 B Outputs|
89 8 Frédéric Blanc
|open|Disabled|
90 1 Frédéric Blanc
|close|Enabled|
91
92
*J11 – Used to select the revision of firmware loaded from the PROM to the DDC4100 (FPGA X5VLX30).*
93
94
|_.Jumper Position|_.Revision Version|
95
|open|0|
96
|close|1|
97
98 12 Frédéric Blanc
*SW1 - Dipswitches*
99 1 Frédéric Blanc
100 12 Frédéric Blanc
Functionality defined by APPSFPGA programming. In default test pattern code:
101
|._Switch Number|._Effect|
102
|1 |ON = float – float all mirrors|
103
|2 |ON = counter halt – stop counter, this will freeze the image on the DMD|
104
|3 |ON = complement data – causes DDC 4000 to complement all data it receives|
105
|4 |ON = north/south flip – causes the DDC 4000
106
to reverse order of row loading, effectively
107
flipping the image|
108
|6 |Dictates the type of reset being used MSB ON = 1|
109
|5 |Dictates the type of reset being used LSB ON = 1|
110
||00 : single block phased reset|
111
||01 : dual block phased reset|
112
||10 : global reset|
113
||11 : quad block phased reset|
114
|7 |ON = Row Address Mode|
115
|8 |ON = WDT Enable, disables other resets|
116 1 Frédéric Blanc
117 12 Frédéric Blanc
*SW2 - Push Button Momentary Switch*
118
119 14 Frédéric Blanc
Functionality defined by APPSFPGA. This switch is used for *APPS_LOGIC_RESET* in the default code.
120 12 Frédéric Blanc
121
*SW3 - Push Button Momentary Switch*
122
123 14 Frédéric Blanc
Functionality defined by APPSFPGA. This switch is used for *APPS_LOGIC_MIRROR_FLOAT* in the default code.
124 9 Frédéric Blanc
125 14 Frédéric Blanc
*SW4 - POWER STANDBY*