Project

General

Profile

DLPC410 » History » Revision 3

Revision 2 (Frédéric Blanc, 2017-04-27 11:22) → Revision 3/13 (Frédéric Blanc, 2017-04-27 13:42)

h1. DLPC410 

 !functional_block_diagram_dlpc410.png! 
 |_.BLOCK |_.NAME|_.BUS|_.TYPE|_.DLPC I/O| 
 |/3.*A*    |DDC_DIN_A|16|LVDS|I| 
          |DVALID_A| |LVDS|I| 
          |DDC_DCLKIN_A| |LVDS|I| 
 |/3.*B*    |DDC_DIN_A|16|LVDS|I| 
          |DVALID_A| |LVDS|I| 
          |DDC_DCLKIN_A| |LVDS|I| 
 |/3.*C*    |DDC_DIN_A|16|LVDS|I| 
          |DVALID_A| |LVDS|I| 
          |DDC_DCLKIN_A| |LVDS|I| 
 |/3.*D*    |DDC_DIN_A|16|LVDS|I| 
          |DVALID_A| |LVDS|I| 
          |DDC_DCLKIN_A| |LVDS|I| 

 document:"DLPC410 DLP Digital Controller [dlps024c.pdf]"