Project

General

Profile

Wiki DLP4100 » History » Version 22

Frédéric Blanc, 2017-04-26 08:38

1 2 Frédéric Blanc
p=. *Wiki DLP4100*
2
 
3
h1. Overview 
4
 
5
The DLP® Discovery™ 4100 (D4100) is the latest in a series of spatial light modulation development kits from Texas 
6
Instruments.  Users of the D4100 Starter Kit have the ability to manipulate visible, ultraviolet and near-infrared light 
7
with extremely high performance and high resolution. 
8
 The D4100 offers developers a flexible platform to design products to fit most any application using the proven 
9
reliability of DLP technology. 
10
11 1 Frédéric Blanc
!D4100_Starter_Kit_Block_Diagram.PNG!
12 3 Frédéric Blanc
Fig 1: System Overview 
13 1 Frédéric Blanc
14 21 Frédéric Blanc
|_.New version |_.Actual|_.Name|
15 6 Frédéric Blanc
|DLPC410|DDC4100 (FPGA X5VLX30)|Digital Controller for Discovery 4100 chipset|
16
|DLPR410|XCF16|PROM for Discovery 4100 chipset|
17
|DLPA200|DAD2000|DMD Micromirror Driver|
18
19 22 Frédéric Blanc
data sheet DLPC410:""
20
21 20 Frédéric Blanc
h1. Configuration Jumpers, Switch and LED 
22 1 Frédéric Blanc
23 2 Frédéric Blanc
!D4100_Controller_Configuration_Jumpers.PNG!
24 20 Frédéric Blanc
Fig 2: D4100 Controller Configuration Jumpers, Switch and LED
25 2 Frédéric Blanc
26 12 Frédéric Blanc
*LED1 - USB status*
27 14 Frédéric Blanc
CY7C68013A_128
28 12 Frédéric Blanc
*LED2 - APPSFPGA status*
29 15 Frédéric Blanc
(FPGA PIN N14) 
30 12 Frédéric Blanc
|_.LED|_.Status|
31
|RED|BAD|
32
|GREEN|OK|
33 1 Frédéric Blanc
34 12 Frédéric Blanc
*LED3 - DDC4000 status*
35 1 Frédéric Blanc
36 12 Frédéric Blanc
|_.LED|_.Status|
37
|RED|BAD|
38
|GREEN|OK|
39
40
*LED9..12 - LED status*
41
LED9 - DDC_LED0 Status LED for the DDC4000
42 13 Frédéric Blanc
The LED0 signal is typically connected
43
to an LED to show that the DLPC410
44
is operating normally.
45
The signal is 1 Hz with 50% duty cycle,
46
otherwise known as the heartbeat
47 12 Frédéric Blanc
LED10 - DDC_LED1 Status LED for the DDC4000
48 13 Frédéric Blanc
The LED1 signal is typically connected to an LED
49
indicator to show the status of system initialization
50
and the status of the clock circuits. The LED1 signal
51
is asserted only when system initialization is 
52
complete and clock circuits are initialized. Logically,
53
these signals are ANDed together to show an indication
54
of the health of the system. If the Phase Locked 
55
Loop (PLL) connected to the data clock and the DMD
56
clock are functioning correctly after system
57
initialization, the LED will be illuminated
58 12 Frédéric Blanc
LED11 - VLED0 This logic is to be defined by the APPSFPGA application. Drive low to turn on the led. Drive high to
59 15 Frédéric Blanc
turn off the led(FPGA PIN AK19).
60 12 Frédéric Blanc
LED12 - VLED1 This logic is to be defined by the APPSFPGA application. Drive low to turn on the led. Drive high to
61 15 Frédéric Blanc
turn off the led(FPGA PIN AJ19).
62 12 Frédéric Blanc
63 2 Frédéric Blanc
*J2 – EXP Voltage Select*
64
65 8 Frédéric Blanc
*J4 – Used to select the revision of firmware loaded from the PROM to the APPSFPGA.*
66 2 Frédéric Blanc
67
|_.Jumper Position|_.Revision Version|
68
|open|0|
69
|close|1|
70
71
*J5 – Shared USB signal disabled*
72
73
|_.Jumper Position|_.USB Signals|
74
|0-1|Disconnected from FPGA |
75
|1-2|Connected to FPGA|
76
|2-3|Automatically connect USB signals 
77
     to FPGA when USB is connected to 
78
     host PC |
79
 
80
*J7 – USB EEPROM Programming Header* 
81
82
Used to temporally disconnect the USB EEPROM fromthe device so the device can load its internal 
83
boot loader rather than any code in the EEPROM. Install J8 for Cypress internal boot loader. 
84
 
85
*J10 – DAD2000 B Output Enable*
86
87
Used to enable the outputs for DAD2000 B. This needs to be enabled only if using the 1080p DMD, 
88
otherwise this can be disabled. 
89
90
|_.Jumper Position|_.DAD2000 B Outputs|
91 8 Frédéric Blanc
|open|Disabled|
92 1 Frédéric Blanc
|close|Enabled|
93
94
*J11 – Used to select the revision of firmware loaded from the PROM to the DDC4100 (FPGA X5VLX30).*
95
96
|_.Jumper Position|_.Revision Version|
97
|open|0|
98
|close|1|
99
100 12 Frédéric Blanc
*SW1 - Dipswitches*
101 1 Frédéric Blanc
102 12 Frédéric Blanc
Functionality defined by APPSFPGA programming. In default test pattern code:
103 16 Frédéric Blanc
|._Switch Number|._Effect|._FPGA PIN|
104
|1 |ON = float – float all mirrors|G20|
105
|2 |ON = counter halt – stop counter, this will freeze the image on the DMD|G21|
106
|3 |ON = complement data – causes DDC 4000 to complement all data it receives|F20|
107 12 Frédéric Blanc
|4 |ON = north/south flip – causes the DDC 4000
108
to reverse order of row loading, effectively
109 16 Frédéric Blanc
flipping the image|G22|
110
|5 |Dictates the type of reset being used LSB ON = 1|H15|
111
|6 |Dictates the type of reset being used MSB ON = 1|H14|
112 12 Frédéric Blanc
||00 : single block phased reset|
113
||01 : dual block phased reset|
114
||10 : global reset|
115
||11 : quad block phased reset|
116 16 Frédéric Blanc
|7 |ON = Row Address Mode|H12|
117
|8 |ON = WDT Enable, disables other resets|J14|
118 1 Frédéric Blanc
119 12 Frédéric Blanc
*SW2 - Push Button Momentary Switch*
120
121 14 Frédéric Blanc
Functionality defined by APPSFPGA. This switch is used for *APPS_LOGIC_RESET* in the default code.
122 16 Frédéric Blanc
(FPGA PIN T24)
123 12 Frédéric Blanc
*SW3 - Push Button Momentary Switch*
124
125 14 Frédéric Blanc
Functionality defined by APPSFPGA. This switch is used for *APPS_LOGIC_MIRROR_FLOAT* in the default code.
126 16 Frédéric Blanc
(FPGA PIN P10)
127 14 Frédéric Blanc
*SW4 - POWER STANDBY*
128 17 Frédéric Blanc
129 19 Frédéric Blanc
h1. USB
130 17 Frédéric Blanc
131
The USB EEPROM does not have any code only VID/PID data.  Here is a sequence of USB initialization:    
132
133
    When a board is plugged in by USB the Windows D4100 USB driver sees the unprogrammed TI VID/PID.  (The Windows D4100 USB driver is installed with the Explorer software.)
134
    Then it loads a program directly into the Cypress USB (not the EEPROM) and runs it.  (This loads the firmware through USB)
135
    This sets the Cypress VID/PID to show that the part is programmed and allows communication with the Board.
136
137
This is only the first part.  To communicate with the DMD a different APPS_FPGA program (D4100_GUI_FPGA.bin) must be loaded that can communicate with the Cypress USB.
138
139
When the D4100 Explorer is started it checks to see if D4100_GUI_FPGA.bin is loaded in the FPGA and programs the FPGA if it not.
140
141
This program can also be loaded by invoking the DLL function directly from another program (see the API Programmer’s Guide)
142
143
Once loaded then the other API DLL functions can be used to load and reset image data. 
144 18 Frédéric Blanc
145
*If you have one of the ViALUX ALP versions you will need to contact them concerning this since their software uses proprietary communication protocols with the D4100.*