Project

General

Profile

Xilink Vivado » History » Version 29

Frédéric Blanc, 2023-04-27 11:03

1 1 Frédéric Blanc
h1. Xilink Vivado
2
3
h2. installation Windows
4
5 6 Frédéric Blanc
6 5 Frédéric Blanc
h3. Vivado 2022.2
7
8 2 Frédéric Blanc
Windows 64-bit: Run the settings64.bat from the Vivado/<version> directory
9
10
On Windows, click Start > All Programs > Xilinx Design Tools > Vivado 2022.2 > Vivado 2022.2 Tcl Shell to launch the Vivado Design Suite Tcl shell.
11 3 Frédéric Blanc
12
<pre><code class="shell">
13
dir D:\Public\RedPitaya-FPGA
14
vivado -source red_pitaya_vivado_project_Z10.tcl -tclargs v0.94
15
</code></pre>
16 4 Frédéric Blanc
17
!clipboard-202304201305-exdsl.png!
18 5 Frédéric Blanc
19
We recommend Vivado 2020.1
20 7 Frédéric Blanc
21 8 Frédéric Blanc
h3. Vivado 2020.1
22 7 Frédéric Blanc
23 22 Frédéric Blanc
h2. Création d'un nouveau projet
24
25 27 Frédéric Blanc
soource: https://github.com/lvillasen/RedPitaya-Hello-World
26 24 Frédéric Blanc
27
Clone the repositiry
28
29
Create a new project with Vivado.
30
31
Select the device xc7z010clg400-1
32
33
Add the constraint redpitaya.xdc and verilog counter.v files from the repository.
34
35
Create a new Block Design according to the following instructions to creat a block diagram similar to Fig. 1.Binary_Counter.
36
37
Add the IP called ZYNQ7 Processing System from the menu and Run Block Automation with default options.
38
39
Add Module counter.v from the menu.
40
41
clic doit 
42
!clipboard-202304261446-zpxnx.png!
43
44
Add a Binary Counter from thr Add IP menu.
45
46
Add a port called led_o with components from 7 down to 0.
47
48
!clipboard-202304261452-qlhno.png!
49
50 25 Frédéric Blanc
connect
51
52 28 Frédéric Blanc
!clipboard-202304261515-hhbvn.png!
53 25 Frédéric Blanc
54 24 Frédéric Blanc
From the menu click on Validate Design
55
56
In 'Sources' go to 'IP Sources' right-click on 'project1' and select 'Create HDL Wraper'
57
58 26 Frédéric Blanc
!clipboard-202304261503-3iuu2.png!
59
60 24 Frédéric Blanc
Proceed to run Synthesis, Implementation and Bitstream Generation
61
62
Find the bitstream file (you may use the command 'find . -name *bit')
63
64
Transfer the bitstream file (*.bit) to the Red Pitaya (you may use *sftp root@rp-ip and put *.bit)
65
66 22 Frédéric Blanc
clic doit 
67 23 Frédéric Blanc
!clipboard-202304261446-zpxnx.png!
68 22 Frédéric Blanc
69 10 Frédéric Blanc
Tcl Console
70
71 9 Frédéric Blanc
<pre><code class="shell">
72
cd d:/Public/RedPitaya-FPGA/prj/Examples/Led_blink
73
source D:/Public/RedPitaya-FPGA/prj/Examples/Led_blink/make_project.tcl
74
</code></pre>
75
76 11 Frédéric Blanc
!clipboard-202304251008-te1ah.png!
77 17 Frédéric Blanc
pour éviter cette erreur copier le dossier core dans ../tmp/
78 11 Frédéric Blanc
79 16 Frédéric Blanc
attachment:cores.zip
80 12 Frédéric Blanc
81 18 Frédéric Blanc
h4. Bitstream
82
83
!clipboard-202304251107-19zhk.png!
84
85 20 Frédéric Blanc
86
le fichier bitstream doit être remplacer le fichier /dev/xdevcfg
87
88 1 Frédéric Blanc
h3. tuto Web
89 19 Frédéric Blanc
90 21 Frédéric Blanc
https://github.com/lvillasen/RedPitaya-Hello-World
91
92 19 Frédéric Blanc
https://redpitaya.readthedocs.io/en/latest/developerGuide/software/build/fpga/fpga.html
93 7 Frédéric Blanc
94
https://antonpotocnik.com/?p=487360
95 29 Frédéric Blanc
96
https://easytp.cnam.fr/alexandre/index_fichiers/support/zynq_cours_tp_vivado_zc702.pdf