Project

General

Profile

Xilink Vivado » History » Version 36

Frédéric Blanc, 2023-05-16 15:14

1 1 Frédéric Blanc
h1. Xilink Vivado
2
3
h2. installation Ubuntu 20.04
4 33 Frédéric Blanc
5
sur le site de xilinx telecharger:
6
https://www.xilinx.com/support/download.html
7 35 Frédéric Blanc
Xilinx Unified Installer 2020.1: Linux Self Extracting Web Installer
8 33 Frédéric Blanc
9 34 Frédéric Blanc
*en root*
10 33 Frédéric Blanc
11
<pre><code class="shell">
12
chmod +x Xilinx_Unified_2020.1_0602_1208_Lin64.bin
13 36 Frédéric Blanc
sudo ./Xilinx_Unified_2020.1_0602_1208_Lin64.bin
14 33 Frédéric Blanc
</code></pre>
15
16 32 Frédéric Blanc
17
https://danielmangum.com/posts/vivado-2020-x-ubuntu-20-04/
18
19 1 Frédéric Blanc
h2. installation Windows
20
21 6 Frédéric Blanc
22 5 Frédéric Blanc
h3. Vivado 2022.2
23
24 2 Frédéric Blanc
Windows 64-bit: Run the settings64.bat from the Vivado/<version> directory
25
26
On Windows, click Start > All Programs > Xilinx Design Tools > Vivado 2022.2 > Vivado 2022.2 Tcl Shell to launch the Vivado Design Suite Tcl shell.
27 3 Frédéric Blanc
28
<pre><code class="shell">
29
dir D:\Public\RedPitaya-FPGA
30
vivado -source red_pitaya_vivado_project_Z10.tcl -tclargs v0.94
31
</code></pre>
32 4 Frédéric Blanc
33
!clipboard-202304201305-exdsl.png!
34 5 Frédéric Blanc
35
We recommend Vivado 2020.1
36 7 Frédéric Blanc
37 8 Frédéric Blanc
h3. Vivado 2020.1
38 7 Frédéric Blanc
39 22 Frédéric Blanc
h2. Création d'un nouveau projet
40
41 27 Frédéric Blanc
soource: https://github.com/lvillasen/RedPitaya-Hello-World
42 24 Frédéric Blanc
43
Clone the repositiry
44
45
Create a new project with Vivado.
46
47
Select the device xc7z010clg400-1
48
49
Add the constraint redpitaya.xdc and verilog counter.v files from the repository.
50
51
Create a new Block Design according to the following instructions to creat a block diagram similar to Fig. 1.Binary_Counter.
52
53
Add the IP called ZYNQ7 Processing System from the menu and Run Block Automation with default options.
54
55
Add Module counter.v from the menu.
56
57
clic doit 
58
!clipboard-202304261446-zpxnx.png!
59
60
Add a Binary Counter from thr Add IP menu.
61
62
Add a port called led_o with components from 7 down to 0.
63
64
!clipboard-202304261452-qlhno.png!
65
66 25 Frédéric Blanc
connect
67
68 28 Frédéric Blanc
!clipboard-202304261515-hhbvn.png!
69 25 Frédéric Blanc
70 24 Frédéric Blanc
From the menu click on Validate Design
71
72
In 'Sources' go to 'IP Sources' right-click on 'project1' and select 'Create HDL Wraper'
73
74 26 Frédéric Blanc
!clipboard-202304261503-3iuu2.png!
75
76 24 Frédéric Blanc
Proceed to run Synthesis, Implementation and Bitstream Generation
77
78
Find the bitstream file (you may use the command 'find . -name *bit')
79
80
Transfer the bitstream file (*.bit) to the Red Pitaya (you may use *sftp root@rp-ip and put *.bit)
81
82 22 Frédéric Blanc
clic doit 
83 23 Frédéric Blanc
!clipboard-202304261446-zpxnx.png!
84 22 Frédéric Blanc
85 10 Frédéric Blanc
Tcl Console
86
87 9 Frédéric Blanc
<pre><code class="shell">
88
cd d:/Public/RedPitaya-FPGA/prj/Examples/Led_blink
89
source D:/Public/RedPitaya-FPGA/prj/Examples/Led_blink/make_project.tcl
90
</code></pre>
91
92 11 Frédéric Blanc
!clipboard-202304251008-te1ah.png!
93 17 Frédéric Blanc
pour éviter cette erreur copier le dossier core dans ../tmp/
94 11 Frédéric Blanc
95 16 Frédéric Blanc
attachment:cores.zip
96 12 Frédéric Blanc
97 18 Frédéric Blanc
h4. Bitstream
98
99
!clipboard-202304251107-19zhk.png!
100
101 20 Frédéric Blanc
102
le fichier bitstream doit être remplacer le fichier /dev/xdevcfg
103
104 1 Frédéric Blanc
h3. tuto Web
105 19 Frédéric Blanc
106 21 Frédéric Blanc
https://github.com/lvillasen/RedPitaya-Hello-World
107
108 19 Frédéric Blanc
https://redpitaya.readthedocs.io/en/latest/developerGuide/software/build/fpga/fpga.html
109 7 Frédéric Blanc
110
https://antonpotocnik.com/?p=487360
111 29 Frédéric Blanc
112
https://easytp.cnam.fr/alexandre/index_fichiers/support/zynq_cours_tp_vivado_zc702.pdf
113 30 Frédéric Blanc
114
http://jmfriedt.free.fr/redpitaya.pdf
115 31 Frédéric Blanc
116
http://staff.ltam.lu/feljc/electronics/redpitaya/RedPitayaScriptingSummary_1.pdf