Shared RAM CPU FPGA » History » Version 9
Frédéric Blanc, 2023-12-07 13:22
| 1 | 1 | Frédéric Blanc | h1. Shared RAM CPU FPGA |
|---|---|---|---|
| 2 | |||
| 3 | 9 | Frédéric Blanc | h2. Cache |
| 4 | |||
| 5 | https://docs.xilinx.com/r/en-US/oslib_rm/Arm-Cortex-A53-64-bit-Processor-Cache-Functions |
||
| 6 | |||
| 7 | 1 | Frédéric Blanc | h2. Create Block |
| 8 | |||
| 9 | !clipboard-202311131026-thzpz.png! |
||
| 10 | |||
| 11 | 2 | Frédéric Blanc | h3. Configure BRAM |
| 12 | 1 | Frédéric Blanc | !clipboard-202311131035-htcja.png! |
| 13 | Memory Type: True Dual Port RAM |
||
| 14 | !clipboard-202311131039-uqbax.png! |
||
| 15 | (Disable) Enable Safety Circuit |
||
| 16 | 2 | Frédéric Blanc | !clipboard-202311131043-wbbsw.png! |
| 17 | 3 | Frédéric Blanc | Run Connection Automation axi_gpio_0/S_AXI |
| 18 | 2 | Frédéric Blanc | !clipboard-202311131043-jszfx.png! |
| 19 | 1 | Frédéric Blanc | after Automation |
| 20 | 3 | Frédéric Blanc | |
| 21 | !clipboard-202311131045-aisy4.png! |
||
| 22 | Run Connection Automation axi_gpio_0/gpio |
||
| 23 | !clipboard-202311131047-kzdy7.png! |
||
| 24 | After Automation |
||
| 25 | |||
| 26 | !clipboard-202311131052-jlgz6.png! |
||
| 27 | Run Connection Automation axi_gpio_0/gpio |
||
| 28 | !clipboard-202311131051-p1my8.png! |
||
| 29 | 4 | Frédéric Blanc | After Automation |
| 30 | |||
| 31 | !clipboard-202311131055-lg6tx.png! |
||
| 32 | 5 | Frédéric Blanc | Address Editor |
| 33 | 6 | Frédéric Blanc | |
| 34 | h2. Ecriture dans la RAM |
||
| 35 | |||
| 36 | Utilisation du programme : |
||
| 37 | 7 | Frédéric Blanc | document:"memrw.c" |
| 38 | 8 | Frédéric Blanc | |
| 39 | 1 | Frédéric Blanc | h2. Source: |
| 40 | 8 | Frédéric Blanc | |
| 41 | 5 | Frédéric Blanc | https://support.xilinx.com/s/question/0D52E00006hplPeSAI/axi4-stream-fifo-keeps-data?language=en_US |
| 42 | 7 | Frédéric Blanc | https://forum.digilent.com/topic/3822-what-is-the-fastest-way-to-save-pl-data/ |